J
Jeff Cunningham
Guest
Symon wrote:
replace them with slv on the gate level model and break your testbench.
-JCC
If you have unsigned as primary IOs on your FPGA, xilinx tools willIn the past, I've kept the entity ports as slv, just using unsigned etc.
within the architecture. Partly because of reuse, easier for others to
understand on a multiple person team, etc. Now that numeric.std has been
standardised, I wonder if there's a reason to do this anymore?
replace them with slv on the gate level model and break your testbench.
-JCC