hi my friend, can you flatten Verilog various design? if you could learn my by my gmail email@example.com,
i am looking for a tool, which can flatten my verilog design,
i dont require the various heiarchies in the design and want to
flatten it into single top module design.
is anybody aware of such options in any available tool !?
thanks in advance,