Running simulation using assura extracted view

M

Min Pan

Guest
Hello, everyone

I used Assura RCX to get the avExtracted view for one block. Then I
used it in the config view of the toplevel test circuit. When I tried
to run simulation using Spectre, some of the nets have no DC path. I
created the netlist using the Affirma. In the netlist, I looked into
that block and found that the port list using the lower case, but the
netlist using upper case, as following. I wonder if that is the cause:

subckt Rvalue_test (in out sub)
R0_1__rcx (_net0 _net1) nl r=84.8684 l=6.45 w=1.9
R0_2 (IN _net2) nl r=84.8684 l=6.45 w=1.9
R1_1 (OUT _net2) nl r=84.8684 l=6.45 w=1.9
......

What may be the cause of this problem? Is that the problem with RCX
when creating the avExtracted view? Any help is appreciated.

Thanks.

Min Pan
e-mail: panmin@iastate.edu
 
You could have floating metal in the layout. If you did, it would
have a cap to ground and no DC path. Please check each net that had
no DC path to ground in the layout and make sure they are not
floating.

If you suspect a termOrder issue, try the following:
1. open the schematic
2. artGenerateHierSymbolCDF(geGetWindowCellView())
---
Erik

panmin@iastate.edu (Min Pan) wrote in message news:<f1332796.0308182054.3258b106@posting.google.com>...
Hello, everyone

I used Assura RCX to get the avExtracted view for one block. Then I
used it in the config view of the toplevel test circuit. When I tried
to run simulation using Spectre, some of the nets have no DC path. I
created the netlist using the Affirma. In the netlist, I looked into
that block and found that the port list using the lower case, but the
netlist using upper case, as following. I wonder if that is the cause:

subckt Rvalue_test (in out sub)
R0_1__rcx (_net0 _net1) nl r=84.8684 l=6.45 w=1.9
R0_2 (IN _net2) nl r=84.8684 l=6.45 w=1.9
R1_1 (OUT _net2) nl r=84.8684 l=6.45 w=1.9
......

What may be the cause of this problem? Is that the problem with RCX
when creating the avExtracted view? Any help is appreciated.

Thanks.

Min Pan
e-mail: panmin@iastate.edu
 

Welcome to EDABoard.com

Sponsor

Back
Top