P
Parfa
Guest
Hi, I am quite new in VHDL, I Would like to ask if anybody could help me with implementing an synthesizable modulo operator between a fixed sized (128 bits) galois polynomial and a variable sized (8-128 bits) galois polynomial.