Cadence offers route to DDR4 memory interfaces

[news]

Developed with the recently acquired Denali team, IP and integration package includes hard and soft PHY IP; controller IP; memory models; verification IP; tools and methodologies

Read more...