EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

Xilinx EDK: XPS netlist combination error

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - FPGA - Xilinx EDK: XPS netlist combination error

Finn S. Nielsen
Guest

Wed Oct 05, 2011 2:09 pm   



Hello all,

Does anyone know why I keep getting errors like this:

"
ERROR:EDK:708 - Can not get list of netlist files for core
xps_fb_img_xform 1.01.a .
The pcore has a pre-synthesized netlist specified through BBD and the
list of parameter combinations listed for the instance in MHS does not
match any of the combinations in the BBD.
"

I've enclosed a file showign how the core entry looks like in the MHS
file, as well as the cores BBD file contents.

Could it be something with directory paths and/or spaces or whatever.
There are no tab characters in the BBD file.

It's quite annoying.

Thanks all,

Finn S. Nielsen
Morphologic ApS
www.morphologic.dk

RCIngham
Guest

Thu Oct 06, 2011 8:03 am   



If no-one here answers you, try a at:

http://forums.xilinx.com/t5/EDK-and-Platform-Studio/bd-p/EDK


---------------------------------------
Posted through http://www.FPGARelated.com

Finn S. Nielsen
Guest

Wed Oct 19, 2011 12:27 am   



Den 05-10-2011 16:09, Finn S. Nielsen skrev:
Quote:
Hello all,

Does anyone know why I keep getting errors like this:

"
ERROR:EDK:708 - Can not get list of netlist files for core
xps_fb_img_xform 1.01.a .
The pcore has a pre-synthesized netlist specified through BBD and the
list of parameter combinations listed for the instance in MHS does not
match any of the combinations in the BBD.
"

I've enclosed a file showing how the core entry looks like in the MHS
file, as well as the cores BBD file contents.

Could it be something with directory paths and/or spaces or whatever.
There are no tab characters in the BBD file.

It's quite annoying.

Thanks all,

Finn S. Nielsen
Morphologic ApS
www.morphologic.dk

OK All, here's an explanation:

XPS will read the default parameter values and try and match these
settings with the combinations in the BBD file. If it doesn't find it it
issues an error message.
This does however have nothing to do with the parameters in the MHS file
which it will only check during system build...
So the default parameter combination must exist to avoid the error
message - which should not really be an error, but rather a warning
instead.. ( add that to the gazillion other warnings... Wink )


Happy hacking,

Finn S. Nielsen
Morphologic ApS
www.morphologic.dk

elektroda.net NewsGroups Forum Index - FPGA - Xilinx EDK: XPS netlist combination error

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map Opony