EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

What's amiss here? (R/C constant)

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - EDA CAD Electronics - What's amiss here? (R/C constant)


Guest

Sun Nov 04, 2012 6:13 pm   



Hi guys,

It's been a while since I messed around with LTSpice but I don't remember ever encountering such a basic problem as this; trying to simulate a cap charging through a resistor and getting a result which shows the cap fully charged right from the get-go! I must be making a really dumb mistake here but I cannot seem to figure out where! Can anyone spot what it is? (I'm ready for this to be seriously embarrassing....)


"ExpressPCB Netlist"
"LTspice IV Version 4.17"
1
0
0
""
""
""
"Part IDs Table"
"C1" "100" ""
"R1" "1000" ""
"V1" "10" ""

"Net Names Table"
"N002" 1
"0" 3
"N001" 5

"Net Connections Table"
1 1 1 2
1 2 1 0
2 1 2 4
2 3 2 0
3 2 2 6
3 3 1 0

Jamie
Guest

Sun Nov 04, 2012 7:24 pm   



orion.osiris_at_virgin.net wrote:

Quote:
Hi guys,

It's been a while since I messed around with LTSpice but I don't remember ever encountering such a basic problem as this; trying to simulate a cap charging through a resistor and getting a result which shows the cap fully charged right from the get-go! I must be making a really dumb mistake here but I cannot seem to figure out where! Can anyone spot what it is? (I'm ready for this to be seriously embarrassing....)


"ExpressPCB Netlist"
"LTspice IV Version 4.17"
1
0
0
""
""
""
"Part IDs Table"
"C1" "100" ""
"R1" "1000" ""
"V1" "10" ""

"Net Names Table"
"N002" 1
"0" 3
"N001" 5

"Net Connections Table"
1 1 1 2
1 2 1 0
2 1 2 4
2 3 2 0
3 2 2 6
3 3 1 0
I didn't bother to run that however, I think your problem is the way you

operating it.

In the simulate menu, for the transient, you have the option of
starting the DC supply at 0.. otherwise, it shows the results when DC
operating point is reached and it could show that you have a fully
charged cap.

What you should do is use a pulse source (voltage)with a little start
delay as the source for the charging node. This way you'll be able to
see the actual event on the sweep, otherwise, you get a fully charged
cap because the Ltspice is doing that if you don't use the start at 0
voltage option, then you'll have the problem of the ramp up getting in
your results.

Jamie


Guest

Sun Nov 04, 2012 9:34 pm   



Jamie, you were right. However, I don't recall LTSpice working in this way when I was using it with a passion some 10 years ago. Perhaps the new version I have downloaded has been tweaked to make this the way it works now, as opposed to how it used to be?

Anyway, thanks for your assistance!

Helmut Sennewald
Guest

Mon Nov 05, 2012 11:37 pm   



<orion.osiris_at_virgin.net> schrieb im Newsbeitrag
news:209ff604-1c08-4481-a88f-9e2410677dd8_at_googlegroups.com...
Hi guys,

It's been a while since I messed around with LTSpice but I don't remember
ever encountering such a basic problem as this; trying to simulate a cap
charging through a resistor and getting a result which shows the cap fully
charged right from the get-go! I must be making a really dumb mistake here
but I cannot seem to figure out where! Can anyone spot what it is? (I'm
ready for this to be seriously embarrassing....)


Hello,

You should use the TRAN-command with "uic" when you want simulate this RC
circuit with a DC-source.

..tran 10m uic

Now LTspice will start the timing simulation in the u(n)-i(nitialized)
c(ondition).
This means it doesn't calculate the DC operating point.

Best regards,
Helmut

elektroda.net NewsGroups Forum Index - EDA CAD Electronics - What's amiss here? (R/C constant)

Ask a question - edaboard.com

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map