EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

Using the SignalTap Logic Analyzer

elektroda.net NewsGroups Forum Index - FPGA - Using the SignalTap Logic Analyzer

pinkisntwell
Guest

Mon Mar 08, 2010 3:40 pm   



I'm using Quartus and I'm trying to compile a SignalTap Logic Analyzer
file with my project. No matter what I do the only indication I get is
"Please compile the project to continue". I have tried compiling and
recompiling to no avail. Any help?

fpgabuilder
Guest

Mon Mar 08, 2010 8:34 pm   



On Mar 8, 4:40 am, pinkisntwell <pinkisntw...@gmail.com> wrote:
Quote:
I'm using Quartus and I'm trying to compile a SignalTap Logic Analyzer
file with my project. No matter what I do the only indication I get is
"Please compile the project to continue". I have tried compiling and
recompiling to no avail. Any help?

You might be downloading incorrect sof. If you are using the sof
programmer built into the signaltap gui, it doesn't change the
filename when you create a new rev.

elektroda.net NewsGroups Forum Index - FPGA - Using the SignalTap Logic Analyzer

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map Opony