EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

Unable to write edif files

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - Synthesis - Unable to write edif files

anup
Guest

Thu Aug 25, 2005 12:46 am   



Hello,

I am creating a standard cell design using Synopsys Design Vision
(graphical version of the Design Compiler tool.

I have the lsi_10k.db and lsi_10k.sdb target library and symbol
library respectively. I am able to compile the design without any
error, and the Design Vision tool generates the schematic using this
symbol library and also other symbol libraries like generic.sdb

Now clearly the schematic is available. But when I try to save the
design as .edif, the tool generates an error saying that there is no
schematic available.

I do not find any documentation for generating edif so I do not have
any more help.
This is really a big problem for me, because I am unable to proceed
with the placement and routing stages without generating the edif
files.

Any help in this matter will be greatly appreciated.

Thank you.

Sincerely,
Anup

m
Guest

Thu Aug 25, 2005 3:18 am   



On 24 Aug 2005 18:46:36 -0700, "anup" <anuphosh_at_yahoo.com> wrote:

Quote:
Hello,

I am creating a standard cell design using Synopsys Design Vision
(graphical version of the Design Compiler tool.
...
This is really a big problem for me, because I am unable to proceed
with the placement and routing stages without generating the edif
files.

Are you sure your P&R tool absolutely needs edif files ? I am curious
to hear which one it is. Most standard cell P&R tools can use a
gate-level netlist and or a DEF. Try either of these formats.

anup
Guest

Thu Aug 25, 2005 5:36 am   



Thanks for your reply. I am not experienced with the design flow.
Going from netlist to EDIF to Place and Route was one of the ways that
I came across.

I have a mapped netlist of the design. I have the target library and
the corresponding physical design library.
Is there a way to generate DEF files? What do you need to do it? I need
some form of a schematic to use the floorplanning tools in Cadence.
( I do not have access to the Floorplan compiler in Synopsys)

Thanks again,
Anup

elektroda.net NewsGroups Forum Index - Synthesis - Unable to write edif files

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map Opony