EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

The TimingAnalyzer (Timing Diagrams and Analysis)

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - FPGA - The TimingAnalyzer (Timing Diagrams and Analysis)

timinganalyzer
Guest

Sun Oct 30, 2016 4:46 pm   



Hi All,

I created the TimingAnalyzer a long time ago. In the years that have past, the interest in this kind of tool has decreased. I think for the following few reasons.

Engineers use tools from the vendors for timing analysis
There are other tools that can be used to just draw timing diagrams.

If I continue development, I want to focus on the following:

Displaying multiple time scales in one diagram for mixed Analog and Digital diagrams
Creating RTL source code from timing diagrams
Creating SystemVerilog/UVM verification source doc from timing diagrams
Improved VCD support
Improved Python scripting support

I would appreciate your opinions and comments.

Thanks,
Dan Fabrizio
www.timing-diagrams.com

Svenn Are Bjerkem
Guest

Sun Oct 30, 2016 5:58 pm   



> I would appreciate your opinions and comments.

What immediately comes to my mind is getting the absolute file path of the .tim file to be able to use the location of that file as storage for output from python scripts.

I use your tool quite often to build vhdl testbenches. So far I use the cpp c-pre-processor to be able to include the vhdl output of the python script into the testbench vhdl.

--
Svenn

timinganalyzer
Guest

Sat Nov 12, 2016 9:22 pm   



On Sunday, October 30, 2016 at 11:58:56 AM UTC-4, Svenn Are Bjerkem wrote:
Quote:
I would appreciate your opinions and comments.

What immediately comes to my mind is getting the absolute file path of the .tim file to be able to use the location of that file as storage for output from python scripts.

I use your tool quite often to build vhdl testbenches. So far I use the cpp c-pre-processor to be able to include the vhdl output of the python script into the testbench vhdl.

--
Svenn


Ok. I will add that function to the python api. I'm glad to hear you use it for vhdl test vectors.

Thanks for your feedback,
Dan


Guest

Wed Dec 07, 2016 8:17 pm   



Hi Svenn,

I recently released a new version of the TimingAnalyzer that includes the python function you requested. I'm also working on creating cycle accurate VHDL testbenches that read test vectors created from timing diagrams that represent transactions. This might be something else you would be interested in since you working with VHDL.

If anyone is interested in following the work being done or contributing to new feature ideas, join the google group.


Regards,
Dan

www.timing-diagrams.com
http://groups.google.com/group/timinganalyzer

elektroda.net NewsGroups Forum Index - FPGA - The TimingAnalyzer (Timing Diagrams and Analysis)

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map