EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

synthesis of black box modules

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - Synthesis - synthesis of black box modules

zhaoke
Guest

Mon Jul 21, 2003 10:16 am   



hello, everyone,
i am now working with synplify pro.and i have a program with 3 component as
black box.
but now there are 3 warning : unbound component mapped to black box.and when
i
use technology view, there is no ports and instances.
i do not know what is the matter.
Any replies greatly appreciated.
thanks
zhaoke

my program:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following lines to use the declarations that are
-- provided for instantiating Xilinx primitive components.
--library UNISIM;
--use UNISIM.VComponents.all;

entity test is
end test;

architecture Behavioral of test is
component ARM7 is
port ( ADR : out std_logic_vector(23 downto 0);
DAT : inout std_logic_vector(15 downto 0);
OE, WR0, CSEXT2, CSEXT3 : out std_logic
);

end component;
component OSCI is
port( CLK : out std_logic
);
end component;
component myfpga is
port( A : in std_logic_vector(23 downto 0);
D : inout std_logic_vector(15 downto 0);
OE , WR0, CSEXT2, CSEXT3 : in std_logic;
CLK : in std_logic);
end component;
signal ADRS : std_logic_vector(23 downto 0);
signal DATS : std_logic_vector(15 downto 0);
signal OES, WR0S, CSEXT2S, CSEXT3S, CLKS : std_logic;
begin
my_arm : ARM7 port map(ADRS, DATS, OES, WR0S, CSEXT2S, CSEXT3S);
my_fpga : myfpga port map(ADRS, DATS, OES, WR0S, CSEXT2S, CSEXT3S, CLKS);
my_osci : OSCI port map(CLKS);

end Behavioral;

Yardi
Guest

Mon Jul 21, 2003 4:50 pm   



try writing a wrapper HDL file for each of your components. the
wrapper file will act as a dummy upper-level file for these
components. you can have the same pin names (but different entity
name) for the wrapper file. then use the wrapper file entity
declaration in this HDL file as a component

"zhaoke" <zhaoke_at_eikon.tum.de> wrote in message news:<bfgasq$kci$1_at_wsc10.lrz-muenchen.de>...
Quote:
hello, everyone,
i am now working with synplify pro.and i have a program with 3 component as
black box.
but now there are 3 warning : unbound component mapped to black box.and when
i
use technology view, there is no ports and instances.
i do not know what is the matter.
Any replies greatly appreciated.
thanks
zhaoke

my program:
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.STD_LOGIC_ARITH.ALL;
use IEEE.STD_LOGIC_UNSIGNED.ALL;

-- Uncomment the following lines to use the declarations that are
-- provided for instantiating Xilinx primitive components.
--library UNISIM;
--use UNISIM.VComponents.all;

entity test is
end test;

architecture Behavioral of test is
component ARM7 is
port ( ADR : out std_logic_vector(23 downto 0);
DAT : inout std_logic_vector(15 downto 0);
OE, WR0, CSEXT2, CSEXT3 : out std_logic
);

end component;
component OSCI is
port( CLK : out std_logic
);
end component;
component myfpga is
port( A : in std_logic_vector(23 downto 0);
D : inout std_logic_vector(15 downto 0);
OE , WR0, CSEXT2, CSEXT3 : in std_logic;
CLK : in std_logic);
end component;
signal ADRS : std_logic_vector(23 downto 0);
signal DATS : std_logic_vector(15 downto 0);
signal OES, WR0S, CSEXT2S, CSEXT3S, CLKS : std_logic;
begin
my_arm : ARM7 port map(ADRS, DATS, OES, WR0S, CSEXT2S, CSEXT3S);
my_fpga : myfpga port map(ADRS, DATS, OES, WR0S, CSEXT2S, CSEXT3S, CLKS);
my_osci : OSCI port map(CLKS);

end Behavioral;


elektroda.net NewsGroups Forum Index - Synthesis - synthesis of black box modules

Ask a question - edaboard.com

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map