EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

elektroda.net NewsGroups Forum Index - Synthesis

Goto page 1, 2, 3 ... 14, 15, 16  Next

Persia Asynchronous Synthesis Tool mehrdad.najibi@gmail.com1 / 281Tue Apr 10, 2018 6:45 pm Guest
Calculate Delay from .Lib file Ali Arabi2 / 2017Fri Mar 28, 2014 8:16 pm Guest
Detailed Specification of IEEE802.11 MAC for Synthesis [ Goto pageGoto page: 1, 2, 3 ] server39 / 5146Sun Feb 17, 2013 7:48 am Guest
nanosim help bearsarebears1 / 1549Thu Apr 21, 2011 12:46 pm Jacklyn27COMBS
Stupid Americans! -- Stupid... Stupid... STUPID!!! ______ Guest1 / 1619Tue Nov 09, 2004 3:18 pm That70sTick
parametric and feature based yogesh9 / 1538Tue Jun 01, 2004 10:21 pm Guy Edkins
!FOR SALE: CAD/CAM/CAE SOFTWARE ! SOFTWARE SHOPPING1 / 1310Tue Feb 10, 2004 10:36 am SOFTWARE SHOPPING
Free VHDL synthsis tools? guberman2 / 1293Mon Jan 12, 2004 1:59 pm tbx135
Please recommend me good books on IC Design / IC Design Proc Avtar1 / 1102Tue Dec 30, 2003 3:47 pm tbx135
Test Test1 / 1983Mon May 23, 2005 7:49 am Prabhat Gupta
Question about "set_multicycle_path" George Fang1 / 4004Wed Oct 29, 2003 9:57 am Ansgar Bambynek
Find and fix critical path in gate level netlist by GOF. Guest1 / 1505Sun Apr 05, 2009 2:51 pm nobody
DOWNLOAD all your FREE SOFTWARE Guest1 / 8004Sat Aug 09, 2008 2:03 am Guest
Test message for Austin based Engineer anand5 / 1233Sat Apr 16, 2005 5:14 pm anand
Constant expression error Paulo Valentim3 / 1690Thu Feb 24, 2005 9:36 pm Paulo Valentim
Complexity of minimal circuit Roderick Bloem2 / 1670Sun Jan 23, 2005 4:19 am Scott Aaronson
Free synthesis tools Element Blue2 / 1793Sat Oct 30, 2004 10:27 am Ashutosh Chakraborty
logic cone kris1 / 2938Tue Oct 19, 2004 6:44 pm Chris Alexander
x86-64 binaries and Intel EM64T? whoami1 / 1252Mon Oct 18, 2004 8:05 am Kim Enkovaara
How can I calculate the gate count for a design? Lee3 / 2724Tue Aug 24, 2004 4:34 am ka
Back Annotation simulations rajan4 / 1488Tue Aug 10, 2004 8:57 am Ansgar Bambynek
For Sale: Immersion Microscribe 3d digitizer danserra@id7.com3 / 3138Tue Jul 20, 2004 11:01 pm Sporkman
Available: Open Source VHDL parser - for free Sumit Gupta2 / 1621Tue Jul 13, 2004 7:20 pm Phil Tomson
dc_shell and synthesis using existing gates Justin Undies1 / 1195Wed Jul 07, 2004 2:20 am ka
what is the meaning of CAE and CIM? yogesh7 / 2126Sun May 30, 2004 8:35 am Doug Dingus
scenario before parametric design concept.. yogesh6 / 1363Tue May 25, 2004 12:20 am Ben Loosli
error about synthesis and placement Nilesh1 / 1273Fri Apr 23, 2004 5:30 am ka
is it a library problem for synopsys and mentor? Tracy3 / 1558Fri Feb 20, 2004 11:39 am Tracy
SIS 1.3 Philip Chong6 / 2095Mon Feb 09, 2004 7:14 pm Philip Chong
Synthesis -> Physical Layout KaRtiK4 / 1331Mon Feb 09, 2004 1:53 pm Eyck Jentzsch
Q, SIS -1.2 linux installation guide Jay1 / 1263Sat Feb 07, 2004 8:25 pm Phil Tomson
Compile sis 1.2 on mac osx 10.3 Tora1 / 1215Sat Feb 07, 2004 9:57 am Phil Tomson
Need SuperForge, AutoForge or Deform Régis BOURGEOIS1 / 1261Wed Feb 04, 2004 12:08 am TEL
Synthesis errors? Ken Morrow3 / 1443Thu Jan 22, 2004 2:57 pm John Adair
does anybody know how to use Nanosim with EDIF files? Nirmal3 / 1210Wed Nov 12, 2003 11:36 am Erik Wanta
what are the possible reasons that successful pre-synthesis walala1 / 1240Fri Sep 12, 2003 5:27 am Chi
No Transmission Gate in Standard Cell Library Henning Bahr3 / 1844Wed Sep 10, 2003 5:49 pm B
can anybody tell me why nanosim simulation gives out ZERO cu walala1 / 1461Wed Sep 03, 2003 2:32 pm B
FS: NEW CAD/CAM/CAE soft. Dusha Soft Group1 / 1261Sun Aug 10, 2003 5:58 am mjmuir
help link_library cfk1 / 1384Sat Aug 09, 2003 5:19 am Andy
pls clarify my doubts yogesh4 / 1450Wed Jul 30, 2003 12:24 am Chris Zakrewsky
EDIF file /netlist for FPGA Vilvox1 / 1546Sat Jul 26, 2003 1:18 am Ab Ran
virtex2 libraries cfk1 / 1567Wed Jul 23, 2003 5:57 pm Valdes
synthesis of black box modules zhaoke1 / 2867Mon Jul 21, 2003 4:50 pm Yardi
Help!Why I get all zero for area, timing and power in Synops Li Yijun1 / 1008Tue Jul 01, 2003 1:12 am Jerry
TSMC 90nm library spice deck Koustav1 / 1554Thu Nov 15, 2007 1:07 pm Colin Paul Gloster
RTL Synthesis & SDF file asic1234@gmail.com1 / 1582Thu Sep 13, 2007 4:04 pm Koustav
Question on .slib file extension SB2 / 1805Thu Sep 06, 2007 9:08 am SB
plib format SS1 / 1828Sun Aug 26, 2007 10:09 pm Alvin Andries
A useful CPF (Common Power Format) website Guest1 / 1557Fri Aug 03, 2007 9:26 pm Guest

Goto page 1, 2, 3 ... 14, 15, 16  Next

elektroda.net NewsGroups Forum Index - Synthesis

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map