EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

elektroda.net NewsGroups Forum Index - Synthesis

Goto page 1, 2, 3 ... 14, 15, 16  Next

Calculate Delay from .Lib file Ali Arabi2 / 1763Fri Mar 28, 2014 8:16 pm Guest
Detailed Specification of IEEE802.11 MAC for Synthesis [ Goto pageGoto page: 1, 2, 3 ] server39 / 4511Sun Feb 17, 2013 7:48 am Guest
nanosim help bearsarebears1 / 1371Thu Apr 21, 2011 12:46 pm Jacklyn27COMBS
Stupid Americans! -- Stupid... Stupid... STUPID!!! ______ Guest1 / 1413Tue Nov 09, 2004 3:18 pm That70sTick
parametric and feature based yogesh9 / 1336Tue Jun 01, 2004 10:21 pm Guy Edkins
!FOR SALE: CAD/CAM/CAE SOFTWARE ! SOFTWARE SHOPPING1 / 1124Tue Feb 10, 2004 10:36 am SOFTWARE SHOPPING
Free VHDL synthsis tools? guberman2 / 1124Mon Jan 12, 2004 1:59 pm tbx135
Please recommend me good books on IC Design / IC Design Proc Avtar1 / 943Tue Dec 30, 2003 3:47 pm tbx135
Test Test1 / 1803Mon May 23, 2005 7:49 am Prabhat Gupta
Question about "set_multicycle_path" George Fang1 / 3640Wed Oct 29, 2003 9:57 am Ansgar Bambynek
Find and fix critical path in gate level netlist by GOF. Guest1 / 1331Sun Apr 05, 2009 2:51 pm nobody
DOWNLOAD all your FREE SOFTWARE Guest1 / 7670Sat Aug 09, 2008 2:03 am Guest
Test message for Austin based Engineer anand5 / 1064Sat Apr 16, 2005 5:14 pm anand
Constant expression error Paulo Valentim3 / 1505Thu Feb 24, 2005 9:36 pm Paulo Valentim
Complexity of minimal circuit Roderick Bloem2 / 1508Sun Jan 23, 2005 4:19 am Scott Aaronson
Free synthesis tools Element Blue2 / 1615Sat Oct 30, 2004 10:27 am Ashutosh Chakraborty
logic cone kris1 / 2579Tue Oct 19, 2004 6:44 pm Chris Alexander
x86-64 binaries and Intel EM64T? whoami1 / 1095Mon Oct 18, 2004 8:05 am Kim Enkovaara
How can I calculate the gate count for a design? Lee3 / 2017Tue Aug 24, 2004 4:34 am ka
Back Annotation simulations rajan4 / 1297Tue Aug 10, 2004 8:57 am Ansgar Bambynek
For Sale: Immersion Microscribe 3d digitizer danserra@id7.com3 / 2853Tue Jul 20, 2004 11:01 pm Sporkman
Available: Open Source VHDL parser - for free Sumit Gupta2 / 1447Tue Jul 13, 2004 7:20 pm Phil Tomson
dc_shell and synthesis using existing gates Justin Undies1 / 1041Wed Jul 07, 2004 2:20 am ka
what is the meaning of CAE and CIM? yogesh7 / 1865Sun May 30, 2004 8:35 am Doug Dingus
scenario before parametric design concept.. yogesh6 / 1184Tue May 25, 2004 12:20 am Ben Loosli
error about synthesis and placement Nilesh1 / 1111Fri Apr 23, 2004 5:30 am ka
is it a library problem for synopsys and mentor? Tracy3 / 1406Fri Feb 20, 2004 11:39 am Tracy
SIS 1.3 Philip Chong6 / 1897Mon Feb 09, 2004 7:14 pm Philip Chong
Synthesis -> Physical Layout KaRtiK4 / 1165Mon Feb 09, 2004 1:53 pm Eyck Jentzsch
Q, SIS -1.2 linux installation guide Jay1 / 1120Sat Feb 07, 2004 8:25 pm Phil Tomson
Compile sis 1.2 on mac osx 10.3 Tora1 / 1070Sat Feb 07, 2004 9:57 am Phil Tomson
Need SuperForge, AutoForge or Deform Régis BOURGEOIS1 / 1109Wed Feb 04, 2004 12:08 am TEL
Synthesis errors? Ken Morrow3 / 1232Thu Jan 22, 2004 2:57 pm John Adair
does anybody know how to use Nanosim with EDIF files? Nirmal3 / 1047Wed Nov 12, 2003 11:36 am Erik Wanta
what are the possible reasons that successful pre-synthesis walala1 / 1069Fri Sep 12, 2003 5:27 am Chi
No Transmission Gate in Standard Cell Library Henning Bahr3 / 1594Wed Sep 10, 2003 5:49 pm B
can anybody tell me why nanosim simulation gives out ZERO cu walala1 / 1317Wed Sep 03, 2003 2:32 pm B
FS: NEW CAD/CAM/CAE soft. Dusha Soft Group1 / 1105Sun Aug 10, 2003 5:58 am mjmuir
help link_library cfk1 / 1212Sat Aug 09, 2003 5:19 am Andy
pls clarify my doubts yogesh4 / 1252Wed Jul 30, 2003 12:24 am Chris Zakrewsky
EDIF file /netlist for FPGA Vilvox1 / 1406Sat Jul 26, 2003 1:18 am Ab Ran
virtex2 libraries cfk1 / 1394Wed Jul 23, 2003 5:57 pm Valdes
synthesis of black box modules zhaoke1 / 2591Mon Jul 21, 2003 4:50 pm Yardi
Help!Why I get all zero for area, timing and power in Synops Li Yijun1 / 872Tue Jul 01, 2003 1:12 am Jerry
TSMC 90nm library spice deck Koustav1 / 1387Thu Nov 15, 2007 1:07 pm Colin Paul Gloster
RTL Synthesis & SDF file asic1234@gmail.com1 / 1377Thu Sep 13, 2007 4:04 pm Koustav
Question on .slib file extension SB2 / 1606Thu Sep 06, 2007 9:08 am SB
plib format SS1 / 1636Sun Aug 26, 2007 10:09 pm Alvin Andries
A useful CPF (Common Power Format) website Guest1 / 1362Fri Aug 03, 2007 9:26 pm Guest
Automatic Schematic Generation (System Graph) and Viewer Alfonso Acosta3 / 1251Mon Jul 23, 2007 3:59 pm Shannon

Goto page 1, 2, 3 ... 14, 15, 16  Next

elektroda.net NewsGroups Forum Index - Synthesis

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map