EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

elektroda.net NewsGroups Forum Index - Synthesis

Goto page Previous  1, 2, 3, ... 14, 15, 16  Next

Automatic Schematic Generation (System Graph) and Viewer Alfonso Acosta3 / 1398Mon Jul 23, 2007 3:59 pm Shannon
SynaptiCAD AllProducts, Synopsys, new programs, ola71 / 1082Fri Jul 20, 2007 12:52 pm Jogi
gate sizing and interconnect delay mahalingamv@gmail.com2 / 892Tue Jun 26, 2007 3:13 am mahalingamv@gmail.com
PrimePower Koustav4 / 1244Wed Jun 20, 2007 12:31 am Alvin Andries
[DC] Determine parameter in set_input_delay? Davy1 / 1087Mon Feb 26, 2007 11:46 pm Alvin Andries
Should I use an external synthesis tool? avishay1 / 697Sat Dec 30, 2006 9:44 am Gupta
error help highbluff2 / 1070Wed Nov 15, 2006 1:38 am Guest
create_generated_clock (syntax, do I need it?) Guest1 / 1941Mon Jul 31, 2006 10:38 pm are.aarseth@gmail.com
Single bit wires instead of [0:0] busses? stefimkert1 / 755Wed Jul 26, 2006 5:27 pm Alvin Andries
help me salu2 / 922Thu Jul 20, 2006 4:15 pm sspreddy@gmail.com
Design Compiler: Output mux for testing fails timing. Guest4 / 950Mon Jul 10, 2006 3:55 pm Guest
[synopsys] struggling stefimke3 / 1773Wed Jun 21, 2006 6:01 am stefimke
Too big load in netlist after DC synthesis gongguowang@yahoo.com2 / 824Thu Jun 15, 2006 9:36 am Aditya Ramachandran
Unsupported verilog construct with synopsys DC? Fazela1 / 819Thu Jun 15, 2006 8:56 am michaelst@gmail.com
dc_shell and disabling datapath optimization variable Fazela1 / 921Sun May 21, 2006 8:34 am michaelst@gmail.com
set_load & set_fanout_out skyworld1 / 915Thu May 18, 2006 8:38 am michaelst@gmail.com
Where can I find latency of my circuit in Synopsys Tools friend.05@gmail.com2 / 771Tue May 16, 2006 12:37 am SS
Pros/Cons of skew & latency? gopal2 / 893Fri May 12, 2006 6:49 am eda_cadence
synopsys parallel case Maryam4 / 1219Thu Apr 27, 2006 5:51 pm Michael Laajanen
design compiler help mahalingamv@gmail.com4 / 1021Wed Apr 12, 2006 11:51 pm tellankush@gmail.com
Nanosim with Synthesized Verilog Sibi1 / 937Tue Apr 11, 2006 4:45 pm m
problem with post synthesis simulation with Scirocco using s Fazela1 / 654Mon Apr 10, 2006 6:49 am battlefield2001
Infer dual-clock block RAM for Xilinx Amal1 / 922Fri Apr 07, 2006 3:55 pm John_H
Logic Depth Dependent Synthesis Guest1 / 735Thu Apr 06, 2006 11:40 pm David Wallace
Urgent Help for xilinx Synthesizing Guest4 / 753Mon Mar 27, 2006 10:12 pm Guest
Cell Layout View: Which Synopsys Tool? Guest2 / 745Mon Mar 27, 2006 5:35 pm Guest
Some questions about Synopsys Physical Compiler.. LOGICAL2 / 681Thu Mar 09, 2006 9:16 am michaelst@gmail.com
From which memory-deep it is more meaningfully to use a RAM calzinide1 / 691Wed Mar 08, 2006 9:25 am michaelst@gmail.com
Using a new standard cell library with Synopsys Design Analy Fazela1 / 779Thu Feb 16, 2006 12:08 pm Ashutosh
Latest CAD forums messages on your desktop Guest1 / 833Mon Jan 23, 2006 4:53 am cadsxxx
Close Timing and STA Anand P. Paralkar5 / 975Mon Jan 09, 2006 4:23 am Guest
How to judge a complete verification Andy4 / 957Fri Dec 23, 2005 4:23 am Guest
problems when using Formality Andy1 / 915Wed Dec 21, 2005 4:38 pm Guest
Looking for free Formality guide Andy1 / 750Mon Dec 19, 2005 8:10 pm Alvin Andries
LSI RAPIDCHIP Jerry2 / 987Sun Dec 11, 2005 12:33 am Jerry
Unable to write edif files anup2 / 967Thu Aug 25, 2005 5:36 am anup
Help on Gate count for the gated clock logic kumar1 / 879Tue Apr 05, 2005 3:10 am James Lu
LEF syntax description 192.115.106.272 / 2061Tue Apr 05, 2005 3:06 am James Lu
AWARITH usage ? m1 / 942Thu Jun 30, 2005 10:12 pm Alvin Andries
!! DOWNLOAD THE MOST POPULAR 2005's CRACKED SOFTWARE !! CrackSoft1 / 1526Sat Feb 26, 2005 9:54 am bernina
How to start with development for eda tools kevin1 / 874Sun Dec 05, 2004 1:47 am Tb_
Available: Open Source VHDL parser - for free server7 / 1027Thu Sep 23, 2004 11:47 am Larry Horse
Back Annotation simulations rajan2 / 812Sun Aug 08, 2004 3:12 pm rajan
Arnold Schwarzenegger Commits Suicide Guest1 / 765Sat Jul 24, 2004 2:48 pm Sporkman
ASIC RTL and FPGA RTL Anand P Paralkar1 / 962Mon Apr 26, 2004 12:09 pm Alexander Gnusin
error about synthesis and placement Nilesh1 / 791Fri Apr 23, 2004 3:30 am ka
Wire Load Models Anand P. Paralkar4 / 1327Fri Apr 23, 2004 3:28 am ka
When You Hear The Heavy Accent & The Poor Phone Connection.. Guest7 / 1083Thu Apr 08, 2004 8:53 pm Jeff Mowry
Help: Why synthesis tool can not synthesis this logic??? chip algernon2 / 768Fri Mar 19, 2004 7:10 pm Amit Gupta
Xst:528 - Multi-source in Unit>>Can any experienced experts Kirstie Wong1 / 1671Thu Mar 18, 2004 6:22 am Eyck Jentzsch

Goto page Previous  1, 2, 3, ... 14, 15, 16  Next

elektroda.net NewsGroups Forum Index - Synthesis

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map