EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

Seek clarification on unusual Verilog notattion

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - Verilog Language - Seek clarification on unusual Verilog notattion

Daku
Guest

Wed Aug 24, 2011 6:33 pm   



Could some Verilog guru please clarify the following
notation ?

inv #(1) d0_0 (
..in(din[0:0]),
..out(dout[0:0])
);

In this case, what does the "#(1)" mean ?
Thanks in advance for your help.

Cary R.
Guest

Wed Aug 24, 2011 6:53 pm   



On 8/24/2011 9:33 AM, Daku wrote:
Quote:
Could some Verilog guru please clarify the following
notation ?

inv #(1) d0_0 (
.in(din[0:0]),
.out(dout[0:0])
);

In this case, what does the "#(1)" mean ?
Thanks in advance for your help.

This is how a parameter is passed to a module during instantiation. You
need to look at the inv module to understand what the parameter is
actually being used for (e.g. the width of the input, etc.).

Cary

Stephen Williams
Guest

Wed Aug 24, 2011 8:59 pm   



On 08/24/2011 11:53 AM, Cary R. wrote:
Quote:
On 8/24/2011 9:33 AM, Daku wrote:
Could some Verilog guru please clarify the following
notation ?

inv #(1) d0_0 (
.in(din[0:0]),
.out(dout[0:0])
);

In this case, what does the "#(1)" mean ?
Thanks in advance for your help.

This is how a parameter is passed to a module during instantiation. You
need to look at the inv module to understand what the parameter is
actually being used for (e.g. the width of the input, etc.).

.... Except that "inv" is a primitive in this case, and the parameter
is interpreted as a gate delay in the current timescale.

--
Steve Williams "The woods are lovely, dark and deep.
steve at icarus.com But I have promises to keep,
http://www.icarus.com and lines to code before I sleep,
http://www.picturel.com And lines to code before I sleep."

Mark Curry
Guest

Wed Aug 24, 2011 10:18 pm   



In article <ICd5q.55146$Z71.34324_at_newsfe21.iad>,
Stephen Williams <spamtrap_at_icarus.com> wrote:
Quote:
On 08/24/2011 11:53 AM, Cary R. wrote:
On 8/24/2011 9:33 AM, Daku wrote:
Could some Verilog guru please clarify the following
notation ?

inv #(1) d0_0 (
.in(din[0:0]),
.out(dout[0:0])
);

In this case, what does the "#(1)" mean ?
Thanks in advance for your help.

This is how a parameter is passed to a module during instantiation. You
need to look at the inv module to understand what the parameter is
actually being used for (e.g. the width of the input, etc.).

... Except that "inv" is a primitive in this case, and the parameter
is interpreted as a gate delay in the current timescale.

"inv" isn't a built-in primitive. "not" is.

Very likely that whomever created it may have modeled it as such, and the #1 COULD
mean the same thing... But Cary's response is more accurate. Check the
module for definition.

--Mark

elektroda.net NewsGroups Forum Index - Verilog Language - Seek clarification on unusual Verilog notattion

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map Opony