EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

renaming a source file

elektroda.net NewsGroups Forum Index - Verilog Language - renaming a source file

rekz
Guest

Sat Mar 06, 2010 2:27 am   



This might be a super noob question to post here. I am using xilinx
ise as my verilog IDE. Say I have a source file called test.v and I
want to rename this to something else.. is there a way to do this?

gabor
Guest

Sat Mar 06, 2010 3:30 am   



On Mar 5, 7:27 pm, rekz <aditya15...@gmail.com> wrote:
Quote:
This might be a super noob question to post here. I am using xilinx
ise as my verilog IDE. Say I have a source file called test.v and I
want to rename this to something else.. is there a way to do this?

If you do it from inside the ISE GUI, you can just do
"save as..." to save with a new file-name. Then you need to
delete the original file from the project by selecting it
in the hierarchy view and pressing delete, and finally add
the new file to the project using Project --> Add Source.

In the old days, an ISE project was a text file and could be
edited to change a file name...

Regards,
Gabor

elektroda.net NewsGroups Forum Index - Verilog Language - renaming a source file

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map Opony