EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

Question about serial parallel conversion

elektroda.net NewsGroups Forum Index - Verilog Language - Question about serial parallel conversion

Daku
Guest

Mon Aug 16, 2010 2:25 pm   



Could some Verilog guru please help ? I am trying to model the
following serial parallel converter. The input is a serial bit stream
synchronized with a high-speed master clock (approx 10 GHz). The input
is stored in a 64 bit array. As soon as 64 bits have arrived, a divide-
by-64 clock (feeding off the master clock) goes high and the 64 bits
are converted to 8 parallel bytes. May I know how exactly the parallel
conversion is supposed to occur ? 'fork - join' constructs are not
permissible as they cannot be realized in hardware.
Any hints, suggestions would be of immense help. Thanks in advance.

Jonathan Bromley
Guest

Mon Aug 16, 2010 3:10 pm   



On Aug 16, 12:25 pm, Daku <dakup...@gmail.com> wrote:
Quote:
Could some Verilog guru please help ? I am trying to model the
following serial parallel converter. The input is a serial bit stream
synchronized with a high-speed master clock (approx 10 GHz). The input
is stored in a 64 bit array. As soon as 64 bits have arrived, a divide-
by-64 clock (feeding off the master clock) goes high and the 64 bits
are converted to 8 parallel bytes. May I know how exactly the parallel
conversion is supposed to occur ?

Serial input to shift register(SR); copy SR to 64-bit buffer
register on the 64th clock, so that you can continue to
stream serial data into the SR.

At least, that's how we used to do it in the age of the dinosaurs.
These days, the smart young talent probably has a way to do it
in JavaScript; but I'm too old and haggard to understand that.
--
Jonathan Bromley

Daku
Guest

Mon Aug 16, 2010 4:12 pm   



On Aug 16, 5:10 pm, Jonathan Bromley <s...@oxfordbromley.plus.com>
wrote:
Quote:
Serial input to shift register(SR); copy SR to 64-bit buffer
register on the 64th clock, so that you can continue to
stream serial data into the SR.
This is EXACTLY what I have already done. I was not sure if

"parallel bytes" meant something more involved. Thanks a lot
for the clarification.
Quote:

At least, that's how we used to do it in the age of the dinosaurs.
These days, the smart young talent probably has a way to do it
in JavaScript; but I'm too old and haggard to understand that.
--
Jonathan Bromley


elektroda.net NewsGroups Forum Index - Verilog Language - Question about serial parallel conversion

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map Opony