EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

Persia Asynchronous Synthesis Tool

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - Synthesis - Persia Asynchronous Synthesis Tool

mehrdad.najibi@gmail.com
Guest

Tue Feb 05, 2008 4:40 pm   



We have Just made publicized the beta release of Persia, our academic
asynchronous synthesis tool. Persia is designed and implemented in
Amirkabir University asynchronous design group.

You can download its windows installation package from: www.asynchronous.ir

Persia is an asynchronous synthesis tool intended to provide an
automatic synthesis in the field of QDI (Quasi Delay Insensitive)
asynchronous circuits. The synthesis flow of Persia is based on
standard Verilog powered by READ-WRITE macros for behavioral high
level specification.

The design procedure in Persia starts with a high level specification
of the circuit in verilogCSP. After a functional preserving
decomposition, the sequential high level specification is transformed
into highly concurrent communicating processes which can be directly
mapped into pre-designed PCFB buffer templates.

Each PCFB template is implemented using a set of standard cells with
no special timing constraint between the cells. With no external
Isochronoic fork assumption so the physical design can be carried out
using standard layout tools.

The output of the Persia can be verified at every stage of synthesis
by a standard Verilog simulator.

We are pleased to received your comments on Persia.


Guest

Tue Apr 10, 2018 6:45 pm   



Dear Asynchronous team,

Hi, do you still maintain this tool for asynchronous designs ? Kindly provide me a functional link to that !

Thanks
Anuradha

On Tuesday, February 5, 2008 at 4:10:51 PM UTC+1, mehrdad...@gmail.com wrote:
Quote:
We have Just made publicized the beta release of Persia, our academic
asynchronous synthesis tool. Persia is designed and implemented in
Amirkabir University asynchronous design group.

You can download its windows installation package from: www.asynchronous.ir

Persia ‎is an asynchronous synthesis tool intended to provide an
automatic synthesis in the field of QDI ‎(Quasi Delay Insensitive)
asynchronous circuits. The synthesis flow of Persia is based on
standard Verilog powered by READ-WRITE macros for behavioral high
level specification.

The design procedure in Persia starts with a high level specification
of the circuit in verilogCSP. After a functional preserving
decomposition, the sequential high level specification is transformed
into highly concurrent communicating processes which can be directly
mapped into pre-designed PCFB buffer templates.

Each PCFB template is implemented using a set of standard cells with
no special timing constraint between the cells. With no external
Isochronoic fork assumption so the physical design can be carried out
using standard layout tools.

The output of the Persia can be verified at every stage of synthesis
by a standard Verilog simulator.

We are pleased to received your comments on Persia.


elektroda.net NewsGroups Forum Index - Synthesis - Persia Asynchronous Synthesis Tool

Ask a question - edaboard.com

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map