EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

optimal no of inputs to be given in a test bench

elektroda.net NewsGroups Forum Index - Verilog Language - optimal no of inputs to be given in a test bench

chetan
Guest

Mon Feb 15, 2010 6:30 am   



hi all,

lets say there is a system in which there are N -inputs and 1 -
output. lets say N-100 or 1000 etc.

if we want to test it completely we have to give all 2 power N inputs
and examine the functionality which will take more time and impossible
as N goes high.
so my question is how many no of optimum inputs one should give to
test the functionality of such system.

mike
Guest

Tue Feb 16, 2010 10:18 pm   



On Feb 14, 11:30 pm, chetan <chaitanyakurm...@gmail.com> wrote:
Quote:
hi all,

lets say there is a system in which there are N -inputs and 1 -
output. lets say N-100 or 1000 etc.

if we want to test it completely we have to give all 2 power N inputs
and examine the functionality which will take more time and impossible
as N goes high.
so my question is how many no of optimum inputs one should give to
test the functionality of such system.

3

Andy
Guest

Tue Feb 16, 2010 11:43 pm   



On Feb 16, 2:18 pm, mike <gosenator...@hotmail.com> wrote:
Quote:
On Feb 14, 11:30 pm, chetan <chaitanyakurm...@gmail.com> wrote:

hi all,

lets say there is a system in which there are N -inputs and 1 -
output. lets say N-100 or 1000 etc.

if we want to test it completely we have to give all 2 power N inputs
and examine the functionality which will take more time and impossible
as N goes high.
so my question is how many no of optimum inputs one should give to
test the functionality of such system.

3

As many as it takes...

Is this a strictly single-input-set to single-output-set problem, or
does this involve sequences of inputs to provide one or a sequence of
outputs?

If we look at monte carlo type analog simulations (somewhat akin to
directed random stimulus) you typically want 100n < t < 10,000n trials
for a reasonable look at a system with n random inputs. But that is
based on variables that have much more than two possible values each.

With more knowledge of the input-output algorithm being tested, more
efficient tests can be determined. Code coverage analysis, in
conjunction with directed random stimulus, can give you some hints
too.

Andy

elektroda.net NewsGroups Forum Index - Verilog Language - optimal no of inputs to be given in a test bench

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map Opony