EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

newbie question: 2 processes modifying the same std_logic_ve

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - VHDL Language - newbie question: 2 processes modifying the same std_logic_ve

Goto page Previous  1, 2

Nicolas Matringe
Guest

Tue May 10, 2016 5:50 pm   



On 10.05.2016 08:32, kristoff wrote:
Quote:
I think, at this point, it boils down to one thing: make more exercises
and try it out.


I think you need some digital electronics basic course (combinatorial
logic, flip-flops, counters) and then see how they are described in
VHDL, to make you feel how it works.

The fact that processes are called "sequential" is a bit confusing for
SW people. A process doesn't run, it just describes a piece of electronics.

Nicolas

Goto page Previous  1, 2

elektroda.net NewsGroups Forum Index - VHDL Language - newbie question: 2 processes modifying the same std_logic_ve

Ask a question - edaboard.com

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map