EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

newbie question: 2 processes modifying the same std_logic_ve

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - VHDL Language - newbie question: 2 processes modifying the same std_logic_ve

Goto page Previous  1, 2

Nicolas Matringe
Guest

Tue May 10, 2016 5:50 pm   



On 10.05.2016 08:32, kristoff wrote:
Quote:
I think, at this point, it boils down to one thing: make more exercises
and try it out.


I think you need some digital electronics basic course (combinatorial
logic, flip-flops, counters) and then see how they are described in
VHDL, to make you feel how it works.

The fact that processes are called "sequential" is a bit confusing for
SW people. A process doesn't run, it just describes a piece of electronics.

Nicolas

Goto page Previous  1, 2

elektroda.net NewsGroups Forum Index - VHDL Language - newbie question: 2 processes modifying the same std_logic_ve

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map