EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

Need an algorithm for BIST to test stuck at faults in an FPG

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - comp.lsi.testing - Need an algorithm for BIST to test stuck at faults in an FPG

pavan.bvsrc@gmail.com
Guest

Tue Apr 25, 2006 2:20 am   



Hi,

I need an algorithm or verilog/vhdl code for Built in self test that
can detect stuck at faults in an FPGA. Please help me in this case

Thanks,
Pavan

Martin Thompson
Guest

Thu Apr 27, 2006 4:04 pm   



"pavan.bvsrc_at_gmail.com" <pavan.bvsrc_at_gmail.com> writes:

Quote:
Hi,

I need an algorithm or verilog/vhdl code for Built in self test that
can detect stuck at faults in an FPGA. Please help me in this case


Why? FPGAs are already tested when you get them.

You could ask on comp.arch.fpga, but they'll say much the same I
imagine :-)

Cheers,
Martin

--
martin.j.thompson_at_trw.com
TRW Conekt - Consultancy in Engineering, Knowledge and Technology
http://www.trw.com/conekt


Guest

Sat Apr 29, 2006 6:51 pm   



FPGAs offer JTAG and boundary scan which you can use to access
internals for design verification purposes (testing the design).
Manufacturing testing of FPGAs (like stuck-at testing) is already
performed on FPGAs when you buy them.

Maybe you need to implement a BIST variant in an FPGA just to
explore/practice, then google LFSR BIST VERILOG.

Good Luck.

HrH

elektroda.net NewsGroups Forum Index - comp.lsi.testing - Need an algorithm for BIST to test stuck at faults in an FPG

Ask a question - edaboard.com

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map