EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

nanosim help

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - Synthesis - nanosim help

bearsarebears
Guest

Wed Dec 17, 2008 1:44 pm   



Hi all,

I wish to do a nanosim fast spice simulation.

I am confused about how to do this.
I have the SPEF file, .mod file, the gate-level verilog netlist and a
test-bench.

Is it possible to use the test-bench directly or must I generate
a .vcd file and then convert the .vcd file to .vec file with the
vcd2vec command?

How do i set my power supply voltage etc?

Please help, I am totally lost!

Jacklyn27COMBS
Guest

Thu Apr 21, 2011 12:46 pm   



freelance writer

elektroda.net NewsGroups Forum Index - Synthesis - nanosim help

Ask a question - edaboard.com

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map