EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

Is Zynq7000 leaky?

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - FPGA - Is Zynq7000 leaky?

Piotr Wyderski
Guest

Sun Feb 18, 2018 2:35 pm   



Does the Zynq7000 family contain any stored charge circuitry on
the chip? The manual says there is "On-chip boot ROM", but is
it mask-programmed or flash? If there are flash cells, then what
other SRAM-only ARM+FPGA chips should I look at?

Best regards, Piotr

Richard Damon
Guest

Sun Feb 18, 2018 8:48 pm   



On 2/18/18 7:35 AM, Piotr Wyderski wrote:
Quote:
Does the Zynq7000 family contain any stored charge circuitry on
the chip? The manual says there is "On-chip boot ROM", but is
it mask-programmed or flash? If there are flash cells, then what
other SRAM-only ARM+FPGA chips should I look at?

    Best regards, Piotr


My memory of the part was that boot code mentioned is mask rom
configured by Xilinx, which is run automatically on power on, and that
boot loader determines the requested First Level Boot device, loads the
program from it into the built in SRam, and executes it.

I thought I remembered that the only flash cells was a very small block
to configure the 'Secure Boot' mode, and to store the encryption key for
secure boot.


Guest

Sun Feb 18, 2018 9:20 pm   



Den søndag den 18. februar 2018 kl. 19.48.50 UTC+1 skrev Richard Damon:
Quote:
On 2/18/18 7:35 AM, Piotr Wyderski wrote:
Does the Zynq7000 family contain any stored charge circuitry on
the chip? The manual says there is "On-chip boot ROM", but is
it mask-programmed or flash? If there are flash cells, then what
other SRAM-only ARM+FPGA chips should I look at?

    Best regards, Piotr

My memory of the part was that boot code mentioned is mask rom
configured by Xilinx, which is run automatically on power on, and that
boot loader determines the requested First Level Boot device, loads the
program from it into the built in SRam, and executes it.

I thought I remembered that the only flash cells was a very small block
to configure the 'Secure Boot' mode, and to store the encryption key for
secure boot.


that is efuses, one time programmable

Piotr Wyderski
Guest

Sun Feb 18, 2018 10:01 pm   



lasselangwadtchristensen_at_gmail.com wrote:

Quote:
My memory of the part was that boot code mentioned is mask rom
configured by Xilinx, which is run automatically on power on, and that
boot loader determines the requested First Level Boot device, loads the
program from it into the built in SRam, and executes it.

I thought I remembered that the only flash cells was a very small block
to configure the 'Secure Boot' mode, and to store the encryption key for
secure boot.

that is efuses, one time programmable


Gents, that sounds nice, thanks. So I have a follow-up question:
is it possible to force Zynq to use single DOUT SPI configuration?
The manual says the chip supports QSPI and requires four DOUT wires,
but QSPI starts in 1x mode by default, so I am confused.

The reason is that I would like to configure the chip from
a voting memory module in order to avoid configuration stream
(and other persistent data) corruption and provide one memory
chip failure tolerance. The x4 mode would imply fourfold
replication of the voting circuitry and the bidirectional
nature of DIN doesn't help either. The old good SPI protocol
could be nicely covered by a single 74AC251 8:1 MUX.

Best regards, Piotr

Richard Damon
Guest

Sun Feb 18, 2018 10:03 pm   



On 2/18/18 2:20 PM, lasselangwadtchristensen_at_gmail.com wrote:
Quote:
Den søndag den 18. februar 2018 kl. 19.48.50 UTC+1 skrev Richard Damon:
On 2/18/18 7:35 AM, Piotr Wyderski wrote:
Does the Zynq7000 family contain any stored charge circuitry on
the chip? The manual says there is "On-chip boot ROM", but is
it mask-programmed or flash? If there are flash cells, then what
other SRAM-only ARM+FPGA chips should I look at?

    Best regards, Piotr

My memory of the part was that boot code mentioned is mask rom
configured by Xilinx, which is run automatically on power on, and that
boot loader determines the requested First Level Boot device, loads the
program from it into the built in SRam, and executes it.

I thought I remembered that the only flash cells was a very small block
to configure the 'Secure Boot' mode, and to store the encryption key for
secure boot.

that is efuses, one time programmable


Yes, likely efuses as not erasable. I do remember the comments about
practicing your encription procedures using battery backed up alternate
key storage to avoid making bricks.

Not having any flash cells would simplify the process.

Richard Damon
Guest

Sun Feb 18, 2018 10:25 pm   



On 2/18/18 3:01 PM, Piotr Wyderski wrote:
Quote:
lasselangwadtchristensen_at_gmail.com wrote:

My memory of the part was that boot code mentioned is mask rom
configured by Xilinx, which is run automatically on power on, and that
boot loader determines the requested First Level Boot device, loads the
program from it into the built in SRam, and executes it.

I thought I remembered that the only flash cells was a very small block
to configure the 'Secure Boot' mode, and to store the encryption key for
secure boot.

that is efuses, one time programmable

Gents, that sounds nice, thanks. So I have a follow-up question:
is it possible to force Zynq to use single DOUT SPI configuration?
The manual says the chip supports QSPI and requires four DOUT wires,
but QSPI starts in 1x mode by default, so I am confused.

The reason is that I would like to configure the chip from
a voting memory module in order to avoid configuration stream
(and other persistent data) corruption and provide one memory
chip failure tolerance. The x4 mode would imply fourfold
replication of the voting circuitry and the bidirectional
nature of DIN doesn't help either. The old good SPI protocol
could be nicely covered by a single 74AC251 8:1 MUX.

    Best regards, Piotr


My guess you would need to put that question to Xilinx Tech Support. The
mask programmed boot loader may (likely) not have code to handle that
sort of case.

Piotr Wyderski
Guest

Sun Feb 18, 2018 10:42 pm   



Richard Damon wrote:

Quote:
My guess you would need to put that question to Xilinx Tech Support. The
mask programmed boot loader may (likely) not have code to handle that
sort of case.


IMHO it would be enough to prevent it bumping the interface speed to x4.
Since it must start in x1 mode, the mode must certainly be supported.

Best regards, Piotr


Guest

Sun Feb 18, 2018 11:33 pm   



Den søndag den 18. februar 2018 kl. 21.01.22 UTC+1 skrev Piotr Wyderski:
Quote:
lasselangwadtchristensen_at_gmail.com wrote:

My memory of the part was that boot code mentioned is mask rom
configured by Xilinx, which is run automatically on power on, and that
boot loader determines the requested First Level Boot device, loads the
program from it into the built in SRam, and executes it.

I thought I remembered that the only flash cells was a very small block
to configure the 'Secure Boot' mode, and to store the encryption key for
secure boot.

that is efuses, one time programmable

Gents, that sounds nice, thanks. So I have a follow-up question:
is it possible to force Zynq to use single DOUT SPI configuration?
The manual says the chip supports QSPI and requires four DOUT wires,
but QSPI starts in 1x mode by default, so I am confused.

The reason is that I would like to configure the chip from
a voting memory module in order to avoid configuration stream
(and other persistent data) corruption and provide one memory
chip failure tolerance. The x4 mode would imply fourfold
replication of the voting circuitry and the bidirectional
nature of DIN doesn't help either. The old good SPI protocol
could be nicely covered by a single 74AC251 8:1 MUX.

Best regards, Piotr


https://forums.xilinx.com/t5/Embedded-Processor-System-Design/Zynq-QPSI-Boot-from-Legacy-1-Bit-SPI-Device/td-p/383065

Richard Damon
Guest

Mon Feb 19, 2018 1:03 am   



On 2/18/18 3:42 PM, Piotr Wyderski wrote:
Quote:
Richard Damon wrote:

My guess you would need to put that question to Xilinx Tech Support.
The mask programmed boot loader may (likely) not have code to handle
that sort of case.

IMHO it would be enough to prevent it bumping the interface speed to x4.
Since it must start in x1 mode, the mode must certainly be supported.

    Best regards, Piotr


But the Mask Programmed Boot Code may just hard wire send the command to
shift to x4 mode, and then run assuming x4 mode. The support hardware
list only list Quad-SPI parts (and not even all of them), so their
design space may have been limited. That is why I suggest contacting
Tech Support. We can just guess, they can look at the internals of the
design and possibly know (or possibly just say it isn't documented, so
it isn't available).

Stef
Guest

Mon Feb 19, 2018 11:05 am   



On 2018-02-18 lasselangwadtchristensen_at_gmail.com wrote in comp.arch.fpga:
Quote:
Den søndag den 18. februar 2018 kl. 21.01.22 UTC+1 skrev Piotr Wyderski:
lasselangwadtchristensen_at_gmail.com wrote:

My memory of the part was that boot code mentioned is mask rom
configured by Xilinx, which is run automatically on power on, and that
boot loader determines the requested First Level Boot device, loads the
program from it into the built in SRam, and executes it.

I thought I remembered that the only flash cells was a very small block
to configure the 'Secure Boot' mode, and to store the encryption key for
secure boot.

that is efuses, one time programmable

Gents, that sounds nice, thanks. So I have a follow-up question:
is it possible to force Zynq to use single DOUT SPI configuration?
The manual says the chip supports QSPI and requires four DOUT wires,
but QSPI starts in 1x mode by default, so I am confused.

The reason is that I would like to configure the chip from
a voting memory module in order to avoid configuration stream
(and other persistent data) corruption and provide one memory
chip failure tolerance. The x4 mode would imply fourfold
replication of the voting circuitry and the bidirectional
nature of DIN doesn't help either. The old good SPI protocol
could be nicely covered by a single 74AC251 8:1 MUX.

Best regards, Piotr

https://forums.xilinx.com/t5/Embedded-Processor-System-Design/Zynq-QPSI-Boot-from-Legacy-1-Bit-SPI-Device/td-p/383065


--
Stef (remove caps, dashes and .invalid from e-mail address to reply by mail)

You know it's going to be a bad day when you want to put on the clothes
you wore home from the party and there aren't any.

Piotr Wyderski
Guest

Tue Feb 20, 2018 12:38 pm   



Richard Damon wrote:

Quote:
My memory of the part was that boot code mentioned is mask rom
configured by Xilinx


Roma locuta, it IS a mask-programmed ROM. Hereinafter there is no
need for further speculations, Zynq is not leaky and hence usable
in this application. I thought it might be useful for some of you.

Best regards, Piotr

elektroda.net NewsGroups Forum Index - FPGA - Is Zynq7000 leaky?

Ask a question - edaboard.com

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map