EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

Help!Why I get all zero for area, timing and power in Synops

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - Synthesis - Help!Why I get all zero for area, timing and power in Synops

Li Yijun
Guest

Mon Jun 30, 2003 4:33 am   



Hello,

I use Synopsys Design Analyzer to read a verilog file. It is complied
successfully. But why the report show area, timing and power as zeros. I
cannot get any analysis results. Why?

Jerry
Guest

Tue Jul 01, 2003 1:12 am   



a wild guess, you have some inputs or/and outputs unconnected and the logic
optimizer
sees that you are not using them so it deletes the logic that is attached to
said inputs outputs.
The logic that was driving the deleted logic is no longer needed so it gets
deleted till there is
no logic to delete.

Just a wild guess.


"Li Yijun" <yxl4444_at_louisiana.edu> wrote in message
news:3EFFAF87.532C72A2_at_louisiana.edu...
Quote:
Hello,

I use Synopsys Design Analyzer to read a verilog file. It is complied
successfully. But why the report show area, timing and power as zeros. I
cannot get any analysis results. Why?


elektroda.net NewsGroups Forum Index - Synthesis - Help!Why I get all zero for area, timing and power in Synops

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map