EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

HDL simple survey - what do you actually use

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - FPGA - HDL simple survey - what do you actually use

Goto page 1, 2, 3  Next

john
Guest

Wed Jan 10, 2018 4:17 pm   



I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.

can you say which of these you actually use (the most)
and have the best skills in

Verilog
systemVerilog
SystemC
VHDL
Other

And if possible what type of work you use it for in general
I dont need to know why you use a particular one - and to avoid
flame wars request you dont explain that.

I'm just trying to get a general feel for what people here use regularly.

TIA

--

john

=========================
http://johntech.co.uk
=========================

rickman
Guest

Wed Jan 10, 2018 5:27 pm   



john wrote on 1/10/2018 9:17 AM:
Quote:

I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.

can you say which of these you actually use (the most)
and have the best skills in

Verilog
systemVerilog
SystemC
VHDL
Other

And if possible what type of work you use it for in general
I dont need to know why you use a particular one - and to avoid
flame wars request you dont explain that.

I'm just trying to get a general feel for what people here use regularly.


I have always intended to learn Verilog as well as I know VHDL, but I've
never found a good text book that covers the gotchas of Verilog.

I use VHDL for designing FPGAs.

--

Rick C

Viewed the eclipse at Wintercrest Farms,
on the centerline of totality since 1998

Rob Gaddi
Guest

Wed Jan 10, 2018 7:33 pm   



On 01/10/2018 06:17 AM, john wrote:
Quote:

I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.

can you say which of these you actually use (the most)
and have the best skills in

Verilog
systemVerilog
SystemC
VHDL
Other

And if possible what type of work you use it for in general
I dont need to know why you use a particular one - and to avoid
flame wars request you dont explain that.

I'm just trying to get a general feel for what people here use regularly.

TIA


VHDL, for both synthesis and testbenching. Some Verilog sneaks into my
design when vendor-provided IP cores only come that way, but I'm
read-only on it.

--
Rob Gaddi, Highland Technology -- www.highlandtechnology.com
Email address domain is currently out of order. See above to fix.

Jim Lewis
Guest

Wed Jan 10, 2018 8:22 pm   



On Wednesday, January 10, 2018 at 6:17:32 AM UTC-8, john wrote:
Quote:
I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.

can you say which of these you actually use (the most)
and have the best skills in

Verilog
systemVerilog
SystemC
VHDL
Other

And if possible what type of work you use it for in general
I dont need to know why you use a particular one - and to avoid
flame wars request you dont explain that.

I'm just trying to get a general feel for what people here use regularly.

TIA

--

john

=========================
http://johntech.co.uk
=========================


VHDL for RTL (primarily FPGAs but ASIC in the past). VHDL + OSVVM for testbenches.

BobH
Guest

Wed Jan 10, 2018 9:33 pm   



On 01/10/2018 07:17 AM, john wrote:
Quote:

I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.

can you say which of these you actually use (the most)
and have the best skills in

Verilog
systemVerilog
SystemC
VHDL
Other

And if possible what type of work you use it for in general
I dont need to know why you use a particular one - and to avoid
flame wars request you dont explain that.

I'm just trying to get a general feel for what people here use regularly.

TIA

Verilog for FPGAs


Weng Tianxiang
Guest

Wed Jan 10, 2018 9:37 pm   



On Wednesday, January 10, 2018 at 6:17:32 AM UTC-8, john wrote:
Quote:
I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.

can you say which of these you actually use (the most)
and have the best skills in

Verilog
systemVerilog
SystemC
VHDL
Other

And if possible what type of work you use it for in general
I dont need to know why you use a particular one - and to avoid
flame wars request you dont explain that.

I'm just trying to get a general feel for what people here use regularly.

TIA

--

john

=========================
http://johntech.co.uk
=========================


VHDL, it is a forced requirement for military products.

Weng


Guest

Wed Jan 10, 2018 10:29 pm   



On Wednesday, January 10, 2018 at 7:33:10 PM UTC+2, Rob Gaddi wrote:
Quote:
On 01/10/2018 06:17 AM, john wrote:

I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.

can you say which of these you actually use (the most)
and have the best skills in

Verilog
systemVerilog
SystemC
VHDL
Other

And if possible what type of work you use it for in general
I dont need to know why you use a particular one - and to avoid
flame wars request you dont explain that.

I'm just trying to get a general feel for what people here use regularly.

TIA


VHDL, for both synthesis and testbenching. Some Verilog sneaks into my
design when vendor-provided IP cores only come that way, but I'm
read-only on it.

--
Rob Gaddi, Highland Technology -- www.highlandtechnology.com
Email address domain is currently out of order. See above to fix.


The same here.
And I don't believe in things like SystemC.

David Wade
Guest

Thu Jan 11, 2018 12:05 pm   



On 10/01/2018 14:17, john wrote:
Quote:

I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.

can you say which of these you actually use (the most)
and have the best skills in

Verilog
systemVerilog
SystemC
VHDL
Other

And if possible what type of work you use it for in general
I dont need to know why you use a particular one - and to avoid
flame wars request you dont explain that.

I'm just trying to get a general feel for what people here use regularly.

TIA

Whilst I don't think I am up to commercial work, as the biggest thing I
have done is the BabyBaby

https://hackaday.com/2016/01/06/babybaby-a-1948-computer-on-an-fpga/

I will say I also only use VHDL.

Dave
G4UGM

john
Guest

Thu Jan 11, 2018 3:55 pm   



In article <MPG.34c030a39b84c7ba989753_at_news.virginmedia.com>,
anon_at_example.com says...
Quote:

I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.


Well that pretty much nails that issue - VHDL it is.
Thank you all for the quick and clean replies.


--

john

=========================
http://johntech.co.uk
=========================

Sebastian Doht
Guest

Thu Jan 11, 2018 7:30 pm   



Am 11.01.2018 um 14:55 schrieb john:
Quote:
In article <MPG.34c030a39b84c7ba989753_at_news.virginmedia.com>,
anon_at_example.com says...

I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.


Well that pretty much nails that issue - VHDL it is.
Thank you all for the quick and clean replies.




For HW development I have only used VHDL so far. I personally do not
know any Verilog.

Though I have used in a project a couple of years ago SystemC for a
hardware simulation system, but I have never encountered anyone using it
for actual hardware synthesis.

Greetz,

Sebastian

Kevin Neilson
Guest

Thu Jan 11, 2018 9:27 pm   



> I'm just trying to get a general feel for what people here use regularly.

I use Verilog (2005) for synthesis and Verilog/SystemVerilog for sim. I'd use more SystemVerilog for synthesis but my cores have to work in a lot of synthesis tools that don't support modern constructs. Currently I'm doing mostly error correction. The state of synthesis tools is still primitive enough that I have to generate a lot of my HDL using Matlab.

Jon Elson
Guest

Thu Jan 11, 2018 9:33 pm   



rickman wrote:

Quote:
john wrote on 1/10/2018 9:17 AM:

I'm trying to decide on which to use for a project as the main default
that may include a number of freelance people.

I use VHDL, although I can read and do minor work on Verilog.


I mostly do motion control interfaces, but have also worked on some data
acquisition systems based on VME boards.

Jon

Jon Elson
Guest

Thu Jan 11, 2018 9:35 pm   



john wrote:

Quote:
In article <MPG.34c030a39b84c7ba989753_at_news.virginmedia.com>,
anon_at_example.com says...

I'm trying to decide on which to use for a project as the main default
that may include a number of freelance people.


Well that pretty much nails that issue - VHDL it is.
Thank you all for the quick and clean replies.


If you are converting algorithms that were first prototyped in c, then
Verilog seems a lot closer. But, there are gotchas related to automatic
type conversions that can cause grief. The explicit type conversions in
VHDL keep you from forgetting where they are being done.

Jon


Guest

Thu Jan 11, 2018 11:56 pm   



On Wednesday, January 10, 2018 at 8:17:32 AM UTC-6, john wrote:
Quote:
I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.

can you say which of these you actually use (the most)
and have the best skills in

Verilog
systemVerilog
SystemC
VHDL
Other

And if possible what type of work you use it for in general
I dont need to know why you use a particular one - and to avoid
flame wars request you dont explain that.

I'm just trying to get a general feel for what people here use regularly.

TIA

--

john

=========================
http://johntech.co.uk
=========================


Use VHDL as it is required for US military work.
There are books with side by side VHDL & Verilog/System Verilog:
HDL Programming Fundamentals by Nazeih Botros (VHDL/Verilog)
Digital Design & Computer Architecture Harris & Harris (VHDL/SystemVerilog)

john p
Guest

Sat Jan 13, 2018 5:09 am   



On Wednesday, January 10, 2018 at 6:17:32 AM UTC-8, john wrote:
Quote:
I'm trying to decide on which to use for a project as the main default that may
include a number of freelance people.

can you say which of these you actually use (the most)
and have the best skills in

Verilog
systemVerilog
SystemC
VHDL
Other

And if possible what type of work you use it for in general
I dont need to know why you use a particular one - and to avoid
flame wars request you dont explain that.

I'm just trying to get a general feel for what people here use regularly.

TIA

--

john

=========================
http://johntech.co.uk
=========================


Verilog, Verilog, Verilog.

I've been consulting for over 24 years now and I now focus exclusively on Verilog for a variety of reasons.

I've seen the Verilog vs VHDL discussion many times, it boils down to either a religious or toothpaste debate - what were you raised with or what flavor do you prefer.

I've found I am *much* more productive in Verilog.

At this point, I don't take on jobs in VHDL.

My $0.02.

John P

Goto page 1, 2, 3  Next

elektroda.net NewsGroups Forum Index - FPGA - HDL simple survey - what do you actually use

Ask a question - edaboard.com

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map