EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

fork-join & always

elektroda.net NewsGroups Forum Index - Verilog Language - fork-join & always

Melvin
Guest

Thu Jul 29, 2010 8:11 am   



Hi,

Please can someone help me with this.

I have an always state machine in my RTL running in background.

Now, if my Verification Test Case contains some statements in a
blocking fork-join statement,
will my RTL state machine (which uses some of these signals assigned
in the fork-join) still run in parallel to fork-join, or will my
always will have to wait for the fork-join to exit.

Thanks in advance
Verilog baby

moogyd
Guest

Sat Jul 31, 2010 10:18 am   



On 29 July, 07:11, Melvin <whereismel...@gmail.com> wrote:
Quote:
Hi,

  Please can someone help me with this.

I have an always state machine in my RTL running in background.

Now, if my Verification Test Case contains some statements in a
blocking fork-join statement,
will my RTL state machine (which uses some of these signals assigned
in the fork-join) still run in parallel to fork-join, or will my
always will have to wait for the fork-join to exit.

Thanks in advance
Verilog baby

Yes.

Steven

Melvin
Guest

Tue Aug 10, 2010 4:14 pm   



On Jul 31, 12:18 pm, moogyd <moo...@yahoo.co.uk> wrote:
Quote:
On 29 July, 07:11, Melvin <whereismel...@gmail.com> wrote:

Hi,

  Please can someone help me with this.

I have an always state machine in my RTL running in background.

Now, if my Verification Test Case contains some statements in a
blocking fork-join statement,
will my RTL state machine (which uses some of these signals assigned
in the fork-join) still run in parallel to fork-join, or will my
always will have to wait for the fork-join to exit.

Thanks in advance
Verilog baby

Yes.

Steven

Hi Steven,

Yes us for the first right? i.e my RTL state machine (which uses
some of these signals assigned
in the blocking fork-join) will still run in parallel to fork-join.
Please correct me if I am wrong

Thanks
Melvin

elektroda.net NewsGroups Forum Index - Verilog Language - fork-join & always

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map Opony