EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

eliminating a DDS

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - FPGA - eliminating a DDS

Goto page Previous  1, 2, 3

Tim
Guest

Thu Sep 08, 2016 8:53 pm   



Several FPGAs contain PLLs. The PLLs in the Lattice XO2/XO3 FPGAs have a
zillion dynamically programmable (Wishbone bus) parameters, including
the various dividers and multiplexers, and a spiffy fractional divider
in the feedback path.



On 04/09/2016 19:11, John Larkin wrote:
Quote:


I have a design that will use a DDS synthesizer to generate an
internal trigger rate for a pulse generator. The chip will be a ZYNQ
7020. The required upper frequency limit is maybe 20 MHz. The FPGA
will have the usual, 48 bit or so, phase accumulator and sine lookup
stuff clocked at maybe 100 MHz. The FPGA drives a fast DAC which in
turn drives an LC lowpass filter and a comparator. Standard stuff.

But could such a clock be generated entirely inside the FPGA?


Goto page Previous  1, 2, 3

elektroda.net NewsGroups Forum Index - FPGA - eliminating a DDS

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map