EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

EDIF file /netlist for FPGA

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - Synthesis - EDIF file /netlist for FPGA

Vilvox
Guest

Fri Jul 18, 2003 11:02 pm   



Good evening,

Does anybody have an EDIF file after synthesis for FPGA : I would like to
see what it looks like for an example ?
And which cad software could read it ?

Thanks in advance,

Vi

Ab Ran
Guest

Sat Jul 26, 2003 1:18 am   



I can give you a sample edif file synthesised using Xilinx's tools.
However I need to know what use you will put it to. This edif
file can be read using either Xilinx's Place and Route tools
or other simulation tools which can accept netlist in edif format.

Thanx,
Ab.

Quote:
Good evening,

Does anybody have an EDIF file after synthesis for FPGA : I would like to
see what it looks like for an example ?
And which cad software could read it ?

Thanks in advance,

Vi


elektroda.net NewsGroups Forum Index - Synthesis - EDIF file /netlist for FPGA

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map