EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

EDIF file /netlist for FPGA

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - Synthesis - EDIF file /netlist for FPGA

Vilvox
Guest

Fri Jul 18, 2003 11:02 pm   



Good evening,

Does anybody have an EDIF file after synthesis for FPGA : I would like to
see what it looks like for an example ?
And which cad software could read it ?

Thanks in advance,

Vi

Ab Ran
Guest

Sat Jul 26, 2003 1:18 am   



I can give you a sample edif file synthesised using Xilinx's tools.
However I need to know what use you will put it to. This edif
file can be read using either Xilinx's Place and Route tools
or other simulation tools which can accept netlist in edif format.

Thanx,
Ab.

Quote:
Good evening,

Does anybody have an EDIF file after synthesis for FPGA : I would like to
see what it looks like for an example ?
And which cad software could read it ?

Thanks in advance,

Vi


elektroda.net NewsGroups Forum Index - Synthesis - EDIF file /netlist for FPGA

Ask a question - edaboard.com

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map