EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

Disable/enable PSL assertions

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - Verilog Language - Disable/enable PSL assertions

alb
Guest

Thu Jan 01, 1970 2:00 am   



Hi everyone,

I'm about to start some work with assertions on our Verilog-AMS
models. Unfortunately we have several tenths of models and not
all simulations scenarios require all assertions enabled all the
time, therefore I'd like to come up with some technique to be
able to enable/disable a set of assertions as needed.

First it came to my mind to use 'define' to enable/disable each
individual assertion but I find it tedious and difficult to
maintain.

Anyone out there having an idea? Any pointers?

Al


----Android NewsGroup Reader----
http://usenet.sinaapp.com/


Guest

Tue Oct 24, 2017 11:18 am   



Look at the $assertoff() system task.
You can add as required in your testcase(s)

Steven

elektroda.net NewsGroups Forum Index - Verilog Language - Disable/enable PSL assertions

Ask a question - edaboard.com

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map