EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

Creating virtual channel for router using verilog

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - VHDL Language - Creating virtual channel for router using verilog

ash7724
Guest

Mon Apr 04, 2016 7:30 am   



I wanted to design virtual channels for FIFO. I have one main FIFO whose data is to be sent to any one of the three virtual channels. Each virtual channel has a FIFO.
Plz help me in designing this,

rickman
Guest

Tue Apr 05, 2016 7:30 am   



On 4/4/2016 2:11 AM, ash7724 wrote:
Quote:
I wanted to design virtual channels for FIFO. I have one main FIFO whose data is to be sent to any one of the three virtual channels. Each virtual channel has a FIFO.
Plz help me in designing this,


Ok, how do you distinguish the three channels?

--

Rick

elektroda.net NewsGroups Forum Index - VHDL Language - Creating virtual channel for router using verilog

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map