EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

Clock Edge notation

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - VHDL Language - Clock Edge notation

Goto page Previous  1, 2, 3 ... 111, 112, 113


Guest

Fri Mar 04, 2016 10:01 pm   



On Thursday, October 17, 1996 at 12:00:00 AM UTC-7, Edwin Naroska wrote:
Quote:
Hi,

Vasily A.Syngaevsky wrote:

Hi everybody !
Does anybody know where to find free or purchase
VHDL model of 386 or 486 microprocessor ?
Thanks in advance,
Vasily

The following links point to some servers containing "non commercial"
VHDL models. Note, there may be some limitations and restrictions
concerning the use of this software.

MSU:
http://www.erc.msstate.edu/mpl/rassp/modeling/html/modeling.html
Free Modeling Foundation (FMF):
http://vhdl.org/vi/fmf/
The Hamburg VHDL archive:
http://tech-www.informatik.uni-hamburg.de/vhdl/vhdl.html
RASSP www site:
http://rassp.scra.org/information/public-vhdl/models/models.html
University of Strasbourg:
http://erm1.u-strasbg.fr/db/ or ftp://erm1.u-strasbg.fr/pub/vhdl/
Doulos High Level Design Web site; Monthly-updated Original Models
(developed by Doulos):
http://www.doulos.co.uk/informationresource/index.htm
A pipelined version of the DLX RISC processor (with some restrictions),
by Neil Shipp:
http://www.pads.uwaterloo.ca/~nlshipp/dlx
EDIF LPM - Library of Parameterized Modules:
http://www.edif.org/

Here are some links to commercial model sites.

Viewlogic's on-line CAE/CAD model library information center:
http://www.viewlogic.com/ModelSite/
Virtual Chips, Inc.:
http://www.vchips.com/
3Soft's Web Page:
http://www.3soft.com

For other commercial model vendors see FAQ part 3 products & services at
http://www.vhdl.org/vi/comp.lang.vhdl/

Bye,...
Edwin
--
-----------------------------------------------------------
Edwin Naroska
Computer Engineering Institute
(Lehrstuhl fuer Datenverarbeitungssysteme)
University of Dortmund
44221 Dortmund
Germany

email: edwin_at_ds.e-technik.uni-dortmund.de
phone: ++49 231 7552406
fax: ++49 231 7553251
-----------------------------------------------------------


Heads up- most of your links dont work

KJ
Guest

Fri Mar 04, 2016 10:09 pm   



On Friday, March 4, 2016 at 3:01:23 PM UTC-5, dylan...@gmail.com wrote:
Quote:

Heads up- most of your links dont work


Wow, that's a shocker. Links that were posted 20 years ago don't work. Whooda thunk?


Guest

Sat Nov 19, 2016 6:12 pm   



hi sir,
i am also doing a project in viterbi decoder of convolutional codes in VHDL.
constraint length k=3.code rate=1/2.i am now having some design problems in decoder side so if u have any coding in VHDL ping me at azarudeentheboss_at_gmail.com thank you

Enes Erdin
Guest

Thu Jan 19, 2017 7:06 pm   



On Saturday, November 19, 2016 at 11:12:05 AM UTC-5, azarudee...@gmail.com wrote:
Quote:
hi sir,
i am also doing a project in viterbi decoder of convolutional codes in VHDL.
constraint length k=3.code rate=1/2.i am now having some design problems in decoder side so if u have any coding in VHDL ping me at azarudeentheboss_at_gmail.com thank you


I designed a turbo decoder in VHDL in 2008.

Goto page Previous  1, 2, 3 ... 111, 112, 113

elektroda.net NewsGroups Forum Index - VHDL Language - Clock Edge notation

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map