EDAboard.com | EDAboard.de | EDAboard.co.uk | WTWH Media

Chdl 8 bit counter

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - VHDL Language - Chdl 8 bit counter


Guest

Tue Aug 20, 2019 2:45 pm   



Design an 8-bit up counter with reset feature. Two different count speed be defined. One of the count speeds should be 1 bit at 1 sec, while other one should be set 4 bit increment in 1 sec.
İ cant do this hw tell me something please

Rick C
Guest

Tue Aug 20, 2019 9:45 pm   



On Tuesday, August 20, 2019 at 8:45:46 AM UTC-4, kadir...@gmail.com wrote:
Quote:
Design an 8-bit up counter with reset feature. Two different count speed be defined. One of the count speeds should be 1 bit at 1 sec, while other one should be set 4 bit increment in 1 sec.
İ cant do this hw tell me something please


What DO you know? Let's start there. Do you know VHDL? Do you know how to code a FF? How about a simple counter?

Give us something to work with.

Also, I don't completely understand the spec. What does it mean to increment "4 bit"? Does that mean to increment by 4, or to increment the fourth bit, i.e. by 16? Is the clock 1 Hz?

--

Rick C.

- Get 1,000 miles of free Supercharging
- Tesla referral code - https://ts.la/richard11209

elektroda.net NewsGroups Forum Index - VHDL Language - Chdl 8 bit counter

Ask a question - edaboard.com

Arabic version Bulgarian version Catalan version Czech version Danish version German version Greek version English version Spanish version Finnish version French version Hindi version Croatian version Indonesian version Italian version Hebrew version Japanese version Korean version Lithuanian version Latvian version Dutch version Norwegian version Polish version Portuguese version Romanian version Russian version Slovak version Slovenian version Serbian version Swedish version Tagalog version Ukrainian version Vietnamese version Chinese version Turkish version
EDAboard.com map