EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL
elektroda.net NewsGroups Forum Index - Cadence
Goto page 1, 2, 3 ... 117, 118, 119 Next
| How to transform top level bBox into an instance bBox(top le | PolyPusher | 3 / 2 | Tue Jan 31, 2012 5:02 pm PolyPusher |
| Error: | shaik zubair | 1 / 5 | Tue Jan 24, 2012 5:03 pm shaik zubair |
| ccpCopy wastes lots of time getting the '111' license | Nicolas | 1 / 14 | Tue Dec 20, 2011 1:09 pm Andrew Beckett |
| How to simulate Oscilaltors in Cadence spectre | vinai thrivik | 1 / 20 | Tue Dec 20, 2011 1:07 pm Andrew Beckett |
| awvSetDisplayMode strip | ecnedad | 1 / 16 | Fri Dec 09, 2011 8:55 am PM |
| Distance of layers involved in a parasitic capacitor | hamidrezah | 4 / 19 | Tue Nov 29, 2011 12:42 pm hamidrezah |
| SKILL script to convert rectangular metal layers to path | techsan | 1 / 20 | Fri Nov 25, 2011 9:01 am I-F AB |
| Draw a Circle or Box in Layout | hamidrezah | 1 / 22 | Sat Nov 19, 2011 2:35 am Andrew Beckett |
| ocean script and value(wf xV) called many times is slow | Marcel Preda | 2 / 27 | Wed Nov 16, 2011 9:32 pm Marcel Preda |
| Parasitic Extracted Capacitors: Coordinates | hamidrezah | 1 / 15 | Wed Nov 16, 2011 2:54 pm Andrew Beckett |
| Two question on Layouts in Cadence | hamidrezah | 3 / 25 | Wed Nov 16, 2011 2:52 pm Andrew Beckett |
| slow MC simulations when varying temperature | Robert Rudolf | 2 / 17 | Wed Nov 16, 2011 2:40 pm Robert Rudolf |
| center point of overlapping bounding boxes | PolyPusher | 1 / 21 | Fri Nov 11, 2011 3:07 pm Andrew Beckett |
| Emacs SKILL mode | Kenneth Brun Nielsen | 3 / 128 | Tue Oct 04, 2011 4:02 pm Guest |
| Netlisting resistors and capacitors through HNL for hspice? | Paul Shepherd | 2 / 44 | Mon Sep 26, 2011 1:45 pm Andrew Beckett |
| precision of float | jren | 3 / 44 | Mon Sep 26, 2011 1:37 pm Andrew Beckett |
| ADE vs OSS netlisting | jmss | 2 / 64 | Mon Sep 19, 2011 5:00 pm jmss |
| UWI format and branches, attributes | Poojan Wagh | 1 / 41 | Mon Sep 12, 2011 7:23 pm Poojan Wagh |
| Using Skill to change properties on fets.. | PolyPusher | 3 / 67 | Tue Sep 06, 2011 3:49 pm PolyPusher |
| Shorted signals | sg | 1 / 44 | Mon Aug 29, 2011 6:07 pm sg |
| CIW banner labels are missing | bsrin | 1 / 44 | Thu Aug 25, 2011 8:54 pm Pete Z. |
| cdf lost every time I log out from cadence | jren | 4 / 75 | Thu Aug 25, 2011 4:59 pm jren |
| Reg:Change via property in IC613 | sg_vlsi | 3 / 53 | Fri Aug 12, 2011 12:19 am Andrew Beckett |
| SKILL command: setof , exists | I-F AB | 2 / 77 | Wed Aug 03, 2011 2:30 am I-F AB |
| velocity: multiple identical partitions | Dennis Blau | 1 / 43 | Tue Aug 02, 2011 12:58 pm Dennis Blau |
| what are good checks to verify applied CDF on a device symbo | pforPDK | 1 / 44 | Mon Aug 01, 2011 2:30 am I-F AB |
| skill syntax question | Rick Mattern | 1 / 54 | Sun Jul 24, 2011 4:13 pm Marcel Preda |
| string 2 list | sg | 2 / 51 | Tue Jul 19, 2011 1:32 am Pete Z. |
| Email Notification when simulation is done | BUS | 2 / 58 | Tue Jul 12, 2011 10:39 am BUS |
| Crash during loading of large (~3GB) av_extracted file | David Kubalek | 2 / 65 | Tue Jul 05, 2011 12:43 pm Andrew Beckett |
| Segmentation fault on solaris 10 sparc | aero | 1 / 101 | Fri Jul 01, 2011 12:37 pm Andrew Beckett |
| noise analysis in IC61 | FraNi | 1 / 83 | Wed Jun 22, 2011 9:59 am Sohaib Saadat Afridi |
| merge all shapes on a specific layer | Marcel Preda | 1 / 74 | Thu Jun 09, 2011 2:04 pm Andrew Beckett |
| Displaying CDF parameter based on cell type? | Paul Shepherd | 2 / 91 | Tue Jun 07, 2011 9:06 pm Paul Shepherd |
| dbCreateProp , and type have to be a dbObjId | Marcel Preda | 5 / 94 | Fri Jun 03, 2011 10:01 am Marcel Preda |
| RHEL6 support? | Tarek | 1 / 91 | Wed Jun 01, 2011 6:14 pm Andrew Beckett |
| PZ Analysis on Verilog A Model | Sam | 1 / 69 | Fri May 20, 2011 2:44 pm Kenneth Brun Nielsen |
| bbox of instance in schematic | GS | 1 / 64 | Thu May 19, 2011 9:38 am Marcel Preda |
| errset command question | Gio | 1 / 68 | Sun May 08, 2011 7:37 am Andrew Beckett |
| PoleZero VS. AC analysis in Spectre | analogIC | 1 / 128 | Fri Apr 22, 2011 2:41 pm Andrew Beckett |
| 'freq' parameter in ac analysis | Nilay | 1 / 81 | Fri Apr 22, 2011 2:33 pm Andrew Beckett |
| dbCreateNet using itkDB | sg | 1 / 85 | Wed Apr 13, 2011 10:47 am Andrew Beckett |
| Not Getting "Select Via Layers for Mark Net" form while doin | RC MURALI | 1 / 68 | Wed Apr 13, 2011 10:13 am Andrew Beckett |
| Mapping of one CellView to another in Cadence Layout XL Gen. | RC MURALI | 2 / 0 | Wed Apr 06, 2011 10:45 am RC MURALI |
| selecting layer name? | Indrakumar | 2 / 97 | Tue Apr 05, 2011 6:47 am Indrakumar |
| Please Help | Samiran | 1 / 77 | Mon Apr 04, 2011 8:39 pm Rick Mattern |
| How to make a cap like a cap in pdk? | YUAN Shuai | 1 / 77 | Fri Apr 01, 2011 10:19 am Andrew Beckett |
| skill function to check if a shape s1 is inside shape s2 | Marcel Preda | 2 / 83 | Tue Mar 15, 2011 4:26 pm Marcel Preda |
| How am I going to set a bindkey everytime the shematic windo | Leonel Mendoza | 3 / 97 | Tue Mar 15, 2011 4:41 am Leonel Mendoza |
| X Y coordinate list | PolyPusher | 6 / 136 | Mon Mar 14, 2011 10:12 pm PolyPusher |
elektroda.net NewsGroups Forum Index - Cadence