EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

Black boxing direct instantiation

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - VHDL Language - Black boxing direct instantiation

Tricky
Guest

Mon Oct 25, 2010 5:25 pm   



If I had a component declaration, I could easily black box it like
this:

attribute black_box : boolean;
attribute black_box of my_logic : component is true;

But how can I attach the same attribute to a direct instantiation
version of my_logic?

Andy
Guest

Mon Oct 25, 2010 6:47 pm   



On Oct 25, 9:25 am, Tricky <trickyh...@gmail.com> wrote:
Quote:
If I had a component declaration, I could easily black box it like
this:

attribute black_box : boolean;
attribute black_box of my_logic : component is true;

But how can I attach the same attribute to a direct instantiation
version of my_logic?

Does the following not work?

attribute black_box of my_logic : entity is true;

Andy

Tricky
Guest

Tue Oct 26, 2010 10:37 am   



On Oct 25, 4:47 pm, Andy <jonesa...@comcast.net> wrote:
Quote:
On Oct 25, 9:25 am, Tricky <trickyh...@gmail.com> wrote:

If I had a component declaration, I could easily black box it like
this:

attribute black_box : boolean;
attribute black_box of my_logic : component is true;

But how can I attach the same attribute to a direct instantiation
version of my_logic?

Does the following not work?

attribute black_box of my_logic : entity is true;

Andy

No, because technically "my_logic" doesnt exist yet. The component
method gives the compiler a port definition to compare the port map of
the instantiation against, and black box tells the compiler to not
worry about the RTL underneath.

Basically I want the compiler to ignore the instantiation. From what I
wrote above, Im getting the feeling this isnt possible.

Brian Drummond
Guest

Tue Oct 26, 2010 1:17 pm   



On Tue, 26 Oct 2010 00:37:08 -0700 (PDT), Tricky <trickyhead_at_gmail.com> wrote:

Quote:
On Oct 25, 4:47 pm, Andy <jonesa...@comcast.net> wrote:
On Oct 25, 9:25 am, Tricky <trickyh...@gmail.com> wrote:

If I had a component declaration, I could easily black box it like
this:

attribute black_box : boolean;
attribute black_box of my_logic : component is true;

But how can I attach the same attribute to a direct instantiation
version of my_logic?

Does the following not work?

attribute black_box of my_logic : entity is true;

Andy

No, because technically "my_logic" doesnt exist yet. The component
method gives the compiler a port definition to compare the port map of
the instantiation against, and black box tells the compiler to not
worry about the RTL underneath.

Basically I want the compiler to ignore the instantiation. From what I
wrote above, Im getting the feeling this isnt possible.

I think this is one place where you need the decoupling between specification
and implementation that "component" was designed to provide.

- Brian

Andy
Guest

Tue Oct 26, 2010 5:37 pm   



Yes, the entity has to exist, but its architecture does not (if you do
not specify it in the entity instantiation)... Just like you have to
declare the component, you have to define the entity.

Whether the tool will find the attribute on the entity, and "bind" the
entity to an external primitive, is another matter, and is likely tool
dependent.

Andy

elektroda.net NewsGroups Forum Index - VHDL Language - Black boxing direct instantiation

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map Opony