EDAboard.com | EDAboard.eu | EDAboard.de | EDAboard.co.uk | RTV forum PL | NewsGroups PL

About the setup time of BUFGMUX in Spartan6

Ask a question - edaboard.com

elektroda.net NewsGroups Forum Index - FPGA - About the setup time of BUFGMUX in Spartan6

jianhuawow
Guest

Sun Jul 24, 2011 11:19 am   



I'm so confused about the setup time of BUFGMUX. In the datasheet of Spartan6, this spec is defined relatively to rising edge.

But if the structure of BUFGMUX is like
http://www.design-reuse.com/articles/5827/techniques-to-make-clock-switching-glitch-free.html

Then the setup time should be defined relatively to falling edge. Because the couple-register pair are both triggered with clock's negative edge.

Why? What the actual structure of BUFGMUX in Spartan6.

Thanks a lot.

Dustin
Guest

Mon Jul 25, 2011 4:29 pm   



I would be hesitant to refer to a non-Xilinx diagram for the internal structure of the BUFGMUX block. Plus the author is a technical staff member at Altera, so he's probably writing either:
a. Generically
-or-
b. About an Altera FPGA

I'd pay attention to whatever is in the Spartan6 User's Guide and datasheet and forget about whatever you read in this article (pull some concepts from it, yes, but don't make it your new religion about the S6).

elektroda.net NewsGroups Forum Index - FPGA - About the setup time of BUFGMUX in Spartan6

Ask a question - edaboard.com

Arabic versionBulgarian versionCatalan versionCzech versionDanish versionGerman versionGreek versionEnglish versionSpanish versionFinnish versionFrench versionHindi versionCroatian versionIndonesian versionItalian versionHebrew versionJapanese versionKorean versionLithuanian versionLatvian versionDutch versionNorwegian versionPolish versionPortuguese versionRomanian versionRussian versionSlovak versionSlovenian versionSerbian versionSwedish versionTagalog versionUkrainian versionVietnamese versionChinese version
RTV map EDAboard.com map News map EDAboard.eu map EDAboard.de map EDAboard.co.uk map Opony